## IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with <u>underlining</u> and deleted text with <del>strikethrough</del>. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

 (currently amended) A timing extraction circuit which uses a Phase Locked Loop (PLL) circuit containing a phase comparator circuit performing a phase comparison between a data signal of bit rate B (bits/s) and a clock signal of B/2 (Hz) at intervals of 2/B (sec), said timing extraction circuit comprising:

a detection circuit detecting the absence of an output of phase comparison information from said phase comparator circuit by receiving a data signal of a prescribed pattern before the occurrence of a loss of synchronization at the Phase Locked Loop (PLL) circuit: and

a control circuit controlling, upon detecting said absence, the phase of said clock signal by a change of the phase in order to maintain synchronization.

- (original) A circuit as claimed in claim 1, wherein said control circuit controls the phase of said clock signal by inverting said clock signal.
- (previously presented) A circuit as claimed in claim 1, wherein said control circuit controls the phase of said clock signal by controlling a voltage controlled oscillator (VCO).
- 4. (currently amended) A timing extraction circuit which uses a phase locked loop (PLL) circuit containing a phase comparator circuit for performing a phase comparison between [[a]] <u>all</u> data-signal-signals of bit rate B (bits/s) and a clock signal of B/2 (Hz) at intervals of 2/B (sec).

wherein said phase comparator circuit comprises two phase comparator circuits which perform phase comparison at every other bit of said data signals and respectively accept phases differing by one cycle (1/B sec) of said data signal to perform phase comparisons for all data signals.

6. and 7. (canceled)

Application Serial No. 10/642,519
Request for Continued Examination filed May 13, 2008
Reply to final Office Action mailed November 14, 2007

- 8. (currently amended) A circuit as claimed in claim 710, wherein the discrimination phases of said clock signal and the inverted version thereof for discriminating said data signal are adjusted independently of each other by adjusting the phase of said clock signal independently of the phase of said clock signal delayed in phase by one half cycle of said data signal.
- (new) A discrimination circuit for a data signal having duty cycle deviation for use in an optical receiver, comprising:

a phase locked loop (PLL) circuit containing a phase comparator circuit for performing a phase comparison between a data signal of bit rate B (bits/s) and a clock signal of B/2 (Hz) at intervals of 2/B (sec);

a duty cycle evaluation circuit for evaluating a duty cycle between input data before and after a point at which said PLL circuit is locked; and

a control circuit for controlling, based on a result of said evaluation, a data discrimination phase before and after the point at which said PLL circuit is locked, wherein:

said control circuit includes an initial phase setting circuit in which duty cycle information representing an initial phase adjustment is set; and

said initial phase setting circuit compares said duty cycle information representing said initial phase adjustment with an output of said duty cycle evaluation circuit and, when locked in phase in the same condition as said duty cycle information representing said initial phase adjustment, said locked condition is maintained, but when locked in phase in a condition different from said duty cycle information representing said initial phase adjustment, a clock output of a voltage-controlled oscillator in said PLL circuit is inverted.

 (new) A discrimination circuit for a data signal having duty cycle deviation for use in an optical receiver, comprising:

a phase locked loop (PLL) circuit containing a phase comparator circuit for performing a phase comparison between a data signal of bit rate B (bits/s) and a clock signal of B/2 (Hz) at intervals of 2/B (sec):

a duty cycle evaluation circuit for evaluating a duty cycle between input data before and after a point at which said PLL circuit is locked; and

a control circuit for controlling, based on a result of said evaluation, a data discrimination phase before and after the point at which said PLL circuit is locked, wherein:

Application Serial No. 10/642,519
Request for Continued Examination filed May 13, 2008
Reply to final Office Action mailed November 14, 2007

said PLL circuit discriminates said input data every other bit by using said clock signal whose frequency is equal to one half the data transmission rate and an inverted version of said clock signal, and achieves a phase lock in accordance with a result obtained by exclusive-ORing the data discriminated by a clock signal delayed in phase by one half cycle of said data signal with the data discriminated by said half-frequency clock signal and the data discriminated by the inverted version of said half-frequency clock signal, respectively, and by comparing average values of said respective exclusive-OR sums.

said duty cycle evaluation circuit evaluates said duty cycle to determine whether said duty cycle changes from "narrow" to "wide" or from "wide" to "narrow" between said input data before and after the point at which said PLL circuit is locked, said evaluation being made based on a result obtained by exclusive-ORing the data discriminated by an inverted version of said clock signal delayed in phase by one half cycle of said data signal with the data discriminated by said half-frequency clock signal and the inverted version of said half-frequency clock signal, respectively, and by comparing average values of said respective exclusive-OR sums, and

said control circuit, based on the result of said evaluation, controls the phase of said clock signal delayed in phase by one half cycle of said data signal and the phase of the inverted version of said clock signal respectively in opposite directions.